

RETHINK big Project

Gina ALIOTO, Adrián CRISTAL, Osman UNSAL BDEC for Europe Workshop, Barcelona 28 Jan 2015



www.rethinkbig-project.eu

This project has received funding from the European Union's Seventh Framework Programme for research, technological development and demonstration under grant agreement no 619788.

Project Overview



The Project: 2-year, Coordination and Support Action (CSA), Coordinated by BSC, Start: 1 Mar 2014

CO-DESIGN OPPORTUNITIES

The Mission: To deliver a strategic roadmap for how technology advancements in <u>hardware</u>, <u>networking</u> and <u>algorithms</u> can be exploited for Big Data analytics.



- MapReduce
 CUDA
 OpenCL
 MPI
 OpenMP
- **•**...

You are constrained by hardware and the network



In the next 10 years, the HW will change more dramatically than it has in the past 10 years

Will influence the products and services that you provide



Challenges

Work with different areas

- Applications and end users
 Software Tools
 Systems
 Network
- Hardware

Work with different requirements

- Velocity
 Volume
 Variety
 Real Time
- Sensors
- Power consumption...



U.S. Big Data Scene





EU State-of-the-art





EU Possible Approach





Key: Hardware/Software Holistic Design

Q Hardware needs to be software-aware

© Software needs to be hardware-aware



What happens if HW does not consider SW

• Many (supposedly great) changes in HW architecture do not survive

Cell processor (Playstation 3 processor)

Master-Slave processor model programmed using DMAs

Set -> Extremely difficult for programmers

Itanium processor (VLIW)

Very Long instruction word explicitly harnesses instruction level parallelism through Compiler

Solution -> Compilers could not extract required parallelism



What happens if SW does not consider HW

Terasort contest: sorting 100TB data

Number 1: Vanilla Hadoop
 2100 nodes, 12 cores per node, 64 Gb per node

Q 24.000 cores

Vanilla Hadoop is 2014 program, but needs 57X more march, 100X more memory, and of ts 2X performance

416 cores

Q 1,2 Tb memory

♀ Time: 8300 secs and 6400 secs

Cost in Amazon: \$294 and 226



Application Challenges

- Science and Engineering Applications
 Life Sciences
 Future Internet and Social Networking
- Business, Finance, Information Marketplaces





Enabling Technologies

- Conventional / Unconventional HW and processing technology
- Distributed Architectures, Devices and Sensors, Memory and Storage
- Networks
- Frameworks, SW Models, Algorithms, Data Stuctures and Visualization



First Working Group Meeting: 18,19 Sep 2014

- Objectives: Identify challenges across European Big Data sectors, Develop a shared language, Engage key strategists







First Working Group Meeting: Results

• We are concerned with BIG DATA and...

- The economics of memory from SSD and Nand Drives to PCM, FeRAM, MRAM, PRAM...
- Memristors
- Analog Computing
- Neuromorphic computing
- Optical computing
- Neural network algorithms
- Accelerators
- € ... and beyond



HP Labs: An image of a circuit with 17 memristors captured by an atomic force microscope.



Figure from EPFL http://esl.epfl.ch/page-58161-en.html



Neuromorphic chip developed at Bernstein center



The world in 3D (3D Stacking)

Very large bandwidth • Very low latency Carge amounts of memory on a chip Colored Col important **©** Thermal problems



Figure from EPFL http://esl.epfl.ch/page-58161-en.html



Non-volatile memory

• New technologies (STT-RAM, CB-RAM, RRAM, ...) • More density Replacement for DRAMs Endurance problem **Q** Large influence on software Data base systems **♀**File systems



Thermal problems

Not all cores will be able to be on all the time
Extensive use of Accelerators
Reconfigurable computing



EU SWOT

Strengths for Big Data HW Embedded and real-time systems -> IoT Low-power -> Datacenter Health Care, security, trust, privacy Machine Learning HPC expertise (PRACE, CERN)

Weaknesses

Culture of distributed collaboration
 Device/circuit, Algorithms



Many potentially disruptive SMEs, research

Machine Learning IC (Artificial Learning)
 Servers as heaters (Qarnot, Cloud&Heat)

HLS for FPGAs (Synflow)
 Debugging for FPGAs (Yugo Systems)

Q Graph Database Acceleration (Neo Tech.)

ONA memories (European Bioinformatics)
 Optical computing (Optalysis)









www.rethinkbig-project.eu

This project has received funding from the European Union's Seventh Framework Programme for research, technological development and demonstration under grant agreement no 619788.

BDV cPPP: Structure

- EU and Industry agree on a cPPP to conduct strategic Big Data Value research and innovation projects
- Requires setting up of a Big Data Value association
- Must involve broad stakeholder community





RETHINK big Involvement in BDV cPPP



BDV cPPP Content: Multidisciplinary approach



Thank you



www.RETHINKbig-project.eu





RETHINK big Project and BDV cPPP

Suilding an ecosystem:

